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The paper presents a digital instrument characterized by a specially designed architecture that is able
to emulate in real time signals from a generic radiation detection system. The instrument is not a
pulse generator of recorded shapes but a synthesizer of random pulses compliant to programmable
statistics for height and starting time of events. Completely programmable procedures for emulation
of noise, disturbances, and reference level variation are implemented. © 2014 AIP Publishing LLC.
[http://dx.doi.org/10.1063/1.4861920]
I. INTRODUCTION
The development of setups at the state-of-the-art for ra-
diation measurement1–3 requires the development of sophisti-
cated techniques for emulating the entire experiment in which
the instrumentation will operate. The advantages of such an
approach are clear and important. The measurement setup can
be tested in near to the operative conditions while other parts
of the experiment are still in construction; the development
phase can be performed in laboratories not subject to strin-
gent radiation control procedures; it is possible to test the
equipment with signals whose characteristics are completely
known, repeatable, and can be changed for better understand-
ing the behavior of the instrumentation. The quality of the ex-
periment is also positively affected. In fact, the availability of
a configurable signal source simplifies the testing of the pro-
cessors, allows absolute and fair comparisons among different
processing techniques, and permits to directly evaluate differ-
ent algorithms and to adjust the processing flow. Lastly, if the
signal stream to be analyzed is obtained from a limited set
of data, it is easy to store and share it among geographically
sparse laboratories. To better understand this point, consider
that a 2-bytes data stream at the rate of 100 × 106 of samples
per second (Msamples/s), which could be a typical ADC out-
put of a preamplifier signal, consists of roughly 12 GByte of
data per minute. Instead, with the proposed solution one can
use the first-order statistics of relevant parameters and a sin-
gle seed for a pseudorandom number generator to synthesize
an arbitrarily long data stream with a very reduced amount of
transmitted information.
Unfortunately, this approach has the drawback of the
huge amount of calculations that has to be performed in real
time. The simple solution of using a personal computer inter-
faced with high speed DACs is therefore ruled out, and a spe-
cial hardware is necessary. We found convenient a software-
hardware co-design approach employing a FPGA device as
main processor. For this reason, from now on, we will use the
term “architecture” to indicate the hardware and/or the soft-
ware of the instrument.
We have inserted throughout the text some quantitative
considerations regarding the implementation and examples.
All of them are based on the assumption of using a FPGA
device Xilinx Virtex-5 FX 100T and a digital-to-analog con-
verter Analog Devices AD9726. The synthesis process of the
signal is the cascade of several steps represented in Fig. 1.
On the basis of a reference shape and a statistical distri-
bution of occurrence times and amplitudes of events, the sys-
tem generates two independent pulses that can be selectively
added together to emulate the pile-up phenomenon. The re-
sulting signal is completed by adding noise and a deviation of
the reference level (“baseline”) to it, and can also be shaped
to take into account the electronic conditioning stage. The
generated signal can be made available at the output of the
instrument in digital or analog form. The first choice gives
also the possibility of introducing nonlinearity effects and
quantization noise, whereas the second one requires a high-
performance digital-to-analog conversion process.
In particular, of primary importance are the generation
of pulse amplitudes compliant to an energy spectrum user-
defined and the calculation of pulse occurrence times dis-
tributed on the basis of a programmable statistic. For this pur-
pose, an algorithm was developed4 that retrieves the proper-
ties of a statistic variable from its histogram. By initializing
the algorithm with a real spectrum shape, a statistical ampli-
tude distribution of events is generated. On the other hand,
from the distribution probability in time of the events, we gen-
erate the statistically corresponding occurrence times of the
pulses.4
In addition, the instrument implements the emulation of
the baseline drift, noise, disturbances, output signal shaping,
and analog or digital output interface.
The requested hardware has been built and is under test-
ing in several different scientific environments.
II. PULSE GENERATION
An algorithm for getting the first order statistical charac-
teristics of a random process from the histogram of a set of
realizations has been devised and implemented.4 This method
returns the statistics of distribution of amplitudes and occur-
rence times of the events. The statistical generator of occur-
rence times acts as the trigger for the output of the signal
shape, whose amplitude is scaled according to the sorted am-
plitude value. The architecture of the pulse generator is shown
in Fig. 2.
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FIG. 1. Block diagram of the emulation process. The inputs by the user are:
(i) the reference signal shape; (ii) the amplitude statistic; (iii) the occurrence
time statistic; (iv) the noise spectral description; (v) the baseline profile; (vi)
the optional shaper transfer function; and (vii) the description of non-linearity
and quantization effects.
The user loads in the memory of the system, as sequence
of samples, the shape of the signal to be emulated. This stored
shape is normalized to unit maximum value and is called ref-
erence pulse. By extracting a value of starting time and a value
of amplitude on the basis of the statistical characteristics that
are initialized by the user, the reference shape is recovered
from memory and scaled. If requested, the significance of
FIG. 2. Structural diagram of the pulse generator module.
the pulse amplitude with respect to a fixed threshold can be
checked. In particular, a linear interpolation process that sig-
nificantly reduces the required memory is implemented.5 For
instance, at the rate of 350 Msamples/s, a signal lasting 10
ms needs 3.5 × 106 of words (Mwords) to be stored. This is
too much for the on-chip memory resources of the FPGA that
we used (about 8 Mbits). Each shape generator has a dedi-
cated memory of 16 thousand words, that is, enough to store a
52 μs long shape. Instead, using a 1:1000 interpolation, it is
possible to generate a 52 ms signal. Since the complexity of
the interpolator should be as low as possible, a linear interpo-
lator has been implemented.
Each generator is triggered independently by a generated
starting time. The shapes at output of the two generators in
parallel are added together (Fig. 1) in order to emulate the
pile-up. There is also the possibility of inhibiting pile-up of
pulses that occur too close. This is important in the develop-
ment and test of algorithms for pile-up rejection.
Optionally, the pulse can be low-pass filtered to emulate,
for instance, the preamplifier integration effect.
III. BASELINE DRIFT EMULATION
Even in absence of events, the baseline of the electrical
signal is not stable for several issues, such as the thermal ef-
fects in detectors and electronics or the 1/f current noise. The
drift of the baseline value is not statistical but is introduced
by the user as a deterministic shape. The reason of this choice
is to allow the emulation of deterministic variations, like
periodic interferences or couplings from nearby electronics.
Figure 3 shows the block diagram of the baseline emulator.
A small memory that contains the key-points of the base-
line shape is read and the output is interpolated by a cubic
spline function.5 The cubic splines are often used when high
degrees of smoothness are required in the interpolation pro-
cess. The reason why a spline interpolator is used here, while
a linear interpolator is used for the pulses, is the best usage
of the FPGA resources. In fact, the pulse signals are short and
fast, so a modest amount of memory is necessary to store them
but data have to be output at very fast rate. This requirement
rules out the use of a cubic spline, since there is no time for
the calculations involved with it. The opposite happens for the
baseline. The approach of a deterministic baseline implies the
necessity of defining it for long time ranges. An aggressive
approach to the reduction of stored data is therefore neces-
sary. On the other hand, the interest of emulating the baseline
drift is confined to the low frequencies: the interpolator has
therefore a longer time for the calculations. The implementa-
tion of spline functions for the interpolation is computation-
ally intensive. First, an inverse operation calculates the coef-
ficients of the basis functions. Second, a forward calculation
generates the interpolating spline.6 On the contrary, the linear
interpolation has the advantages of not requiring the solution
of the inverse problem (the data points are themselves the co-
efficients of the triangular basis functions) and therefore of an
extremely efficient generation of the output samples. The lin-
ear interpolating function has only C0 continuity (the function
is continuous but its derivatives are not) and therefore lacks
the smoothness necessary for the baseline drift in the low
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FIG. 3. Block diagram of the baseline emulator. The address generator scans the key-points memory and a spline interpolator generates the up-sampled shape. In
the plot, the “signal” is equal to zero in order to highlight the interpolated shape. The subplots have only qualitative value and therefore the numerical quotations
of the axes have no meaning.
frequency range. Instead, the cubic spline interpolation pro-
vides C2 continuity (i.e., the function and the first two deriva-
tives are continuous) and consequently the baseline spectrum
can be maintained at low frequencies.
The critical point of the interpolation process is the ma-
trix inversion. In order to overcome this computational bur-
den, we have implemented a technique based on a particular
class of spline basis functions that solves the problem using
only simple arithmetic shifts and fixed-point additions both
for the forward operation and for the inverse one.6
The proposed system operates with interpolation factors
selectable between 2 and 219 samples with 4096 key points.
At the rate of 300 MHz, the system is able to emulate a drift
profile up to 7 s long. A pipelined implementation of the in-
terpolation process has been performed. In order to minimize
the pipeline depth and to maximize the speed, all computa-
tional blocks operate in fixed-point arithmetic. The precision
of 64-bit on all computational blocks is necessary to ensure
the stability of the system. The output is an interpolated sig-
nal at the rate of 160 MHz.
IV. NOISE EMULATION
Three main physical sources of stationary noise have
been taken into account, i.e., thermal noise, low-frequency
voltage noise, and shot noise. Random disturbances, which
are mainly related to the experimental environment, can be
also emulated.
In principle, the first operation is the analysis of the
spectrum of the noise to be emulated. Then the emulator is
fed with the noise spectral density and generates a statistic
process having the required characteristics. The conceptually
trivial way of shaping a white noise spectrum, according to
the measured noise characteristics and then calculating the in-
verse Fourier transform, is not feasible at the requested rate
(i.e., up to 300 Msamples/s).
Instead, we adopted the strategy of separating the noise
spectrum in three regions: low, medium, and high frequency.
The architecture of the noise generator is shown in Fig. 4
and operates like a multi-channel graphic equalizer. Three
independent linear-feedback-shift registers (LFSR)7 generate
FIG. 4. The architecture of the emulator of the noise is constituted by three parallel stages. In each stage a generator of random numbers feeds a FIFO, whose
output is treated by a configurable digital filter. The outputs of the digital filters sum in an adder block, which generates the final noisy signal. A separate path is
devoted to the emulation of the 1/f noise.
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FIG. 5. Example of a spectrum of the emulated noise.
sequences of random numbers, which are filtered by first-
order infinite impulse response (IIR) filters (i.e., low-, band-
, high-pass filter). Figure 5 shows an example of emulated
noise spectrum.
The digital filters of the noise generation module are IIR
structures. The advantage of the IIR filters with respect to the
finite-impulse-response (FIR) filters is that IIR filters usually
require fewer coefficients for executing the same operations,
are faster, and need less memory. The flow graph of the Di-
rect Form II of the first-order IIR filter is shown in Fig. 6.8
This structure is canonic, i.e., needs the minimum number of
memory elements to be implemented, and allows the design
of both low-pass and high-pass filters. The band-pass filter re-
quires the cascade of a couple of these cells.
The transfer function8 of the implemented IIR filter in the
z-domain9 is
H (z) = H0 · b0 + b1z
−1
a0 + a1z−1 , (1)
where coefficients ai, bi define the transfer function of the
filter.
We have adopted a first order Butterworth filter9 as el-
ementary cell, whose equivalent digital low-pass (LP) and
high-pass (HP) filters are9
H (z)|LP = 1 + z
−1
(1 + cLP ) + (1 − cLP )z−1 , (2)
FIG. 6. First-order Direct Form II implementation of an IIR filter.
H (z)|HP =
1 − z−1
(1 + cHP ) + (1 − cHP )z−1 , (3)
where
cLP/HP = cotan(0.5 · Fc,LP/HP /Fs) (4)
and Fc,LP/HP is the cut-off frequency of the filter, LP or HP,
and Fs is the clock frequency.
The transfer function of the band-pass stage is
H (z)|BP =
1 + z−1
[1 + cLP ] + [1 + cLP ] z−1
· 1 − z
−1
[1 + cHP ] + [1 + cHP ] z−1 . (5)
A. Emulation of 1/f noise
The implementation of the 1/f noise emulator should
not significantly increase the computational burden to
avoid impairing or limiting the performance of the
system.
The power spectral density S1/f (f) of the 1/f noise can
be obtained by properly shaping the power spectral density
Swhite(f) of a white noise generated by a LSFR (see Fig. 4)
with a transfer function T(f), i.e.,
S1/f (f ) = Swhite(f ) · |T (f )|2 . (6)
The transfer function T(f) is squared because S(f) repre-
sents the intensity of a power spectral density. One simple
way to obtain the transfer function T(f) of the shaping filter
consists in considering the 1/f trend as the superposition of
n first-order low-pass filters (LPFs) with poles positioned at
equal distance on a logarithmic scale in the range of frequen-
cies between fmin and fmax, where the 1/f shaping is desired,
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FIG. 7. The profile of the 1/f spectrum is the envelope of the frequency responses of first-order low-pass filters.
i.e.,
log(fpole,i+1) − log(fpole,i) = log(fmax) − log(fmin)
n − 1
fpole,i+1
fpole,i
=
(
fmax
fmin
) 1
n−1
.
(7)
The gain at low frequency of the ith filter has to be
G0,i =
√
fpole,1
fpole,i
. (8)
Consequently, the global transfer function of the filter
that shapes the LSFR output is
T (s) =
n∑
i=1
G0,i
1 + s · τpole , (9)
where s = j · 2π · f (j imaginary unit) and τ pole is the
time constant of the pole positioned at the frequency fpole
= 1/(2π · τ pole). The generation process is represented in Fig.
7.
In order to state the number n of low-pass filters that are
necessary for an acceptable approximation, an inductive in-
vestigation has been performed, whose evidence is shown in
Fig. 8.
The plot shows the global transfer functions T(f) for
different numbers n of superimposed low-pass filters. Above
n = 8, a very good fitting is achieved with no significant
improvement as n increases. That is why, according to the
strategy of minimum system overhead, the superposition of n
= 10 filters was performed in the system.
The low-pass filters should closely approximate the
steepness −20 dB/decade; therefore, IIR filters were used.9
It should be noticed that sampling frequencies in the order of
tens of MHz and a range of frequencies of 1/f noise from few
Hz to about 100 kHz correspond to singularities far from the
Nyquist frequency limit.
As validation of the approach, consider a white noise that
feeds the 10 IIR low-pass filters whose singularities and gains
are defined by Eqs. (7) and (8), and whose output signals are
summed. The Fast Fourier Transform (FFT) of the output sig-
nal is shown in Fig. 9, which highlights that a very good ap-
proximation has been achieved. The deviation between the 1/f
shape obtained and the ideal 1/f trend is below 0.1% up well
above the upper limit of 100 kHz of the frequency range of
interest.
V. OUTPUT SIGNAL SHAPING
In general, the signal at the output of the detector is con-
ditioned by a preamplifier and, in many cases, also by shaping
electronics.
While the presence of a preamplifier can be simply emu-
lated by taking into account its time constant τ p in the refer-
ence shape, the emulation of the shaper requires a particular
digital filter that implements its frequency response. Since this
signal shaping should affect also baseline and noise, this stage
is placed at the end of the emulation chain (Fig. 1).
The semi-Gaussian transfer function is at the base of
many structures of shapers10 and is the cascade of one
differentiator and n integrators, i.e.,
H (s)|semi−G =
(
sτd
1 + sτd
)
·
(
A
1 + sτi
)n
, (10)
where τ d and τ i are the time constants of differentiation and
integration, respectively, and A is the integration dc gain. The
number n of the integrators determines the shaper order. The
kernel for the implementation of the shaper transfer function
is the Direct Form II IIR filter (Fig. 6). For instance, a second
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FIG. 8. Comparison of frequency responses of the superposition of n low-pass filters (squared modules) for different values of n. No lines can practically be
distinguished with respect to the 1/f ideal trend (−10 dB/decade) for n > 8. In particular, for n = 8, the maximum deviation from the ideal trend is below 0.1%.
order semi-Gaussian transfer function with 3-poles and
2-zeros, which compensate the preamplifier time constant τ p,
i.e.,
H (s)|semi−G = A
(
sτd
1 + sτd
)
·
(
1 + sτp
(1 + sτi1) (1 + sτi2)
)
(11)
is implemented by the cascade of one Direct-Form II
second-order IIR stage and two Direct-Form-II first-order
IIR filters, as shown in Fig. 10. The transfer function of the
corresponding digital filter in the z-domain is
H (z) = H0 · b0 + b1z
−1 + b2z−2
a0 + a1z−1 + a2z−2 . (12)
FIG. 9. Comparison between ideal 1/f noise spectrum (compact line) and spectrum generated by the 10 IIR digital filters (spread line). The compact line is the
superposition of the ideal 1/f trend and the digitally synthesized spectrum averaged on 100 samples in order to reduce artifacts introduced by the FFT. The two
tracks are indistinguishable.
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FIG. 10. Second order semi-Gaussian shaping architecture.
The filter can be synthesized using, for instance, second
order Butterworth cells,11 i.e.,
H (s)|LP =
1
s2 + √2s + 1 , (13)
that corresponds to the digital filter
H (z, F )|LP
= 1 + 2z
−1 + z−2(
c2LP +
√
2cLP +1
)+(2 − 2c2LP )z−1+(c2LP +√2)z−2 .
(14)
The high-pass filter has been implemented as a first or-
der Butterworth cell. Referring to Eq. (1), the corresponding
coefficients are b0 = 1, b1 = 1/(2π τ pFs), a0 = 1, a1 = 0.
From the implementation side, the best performance is
achieved through a pipelined processing architecture. While
a FIR structure can be easily pipelined, the IIR filter has a
critical path depending on the value of the pole. Since in one
clock cycle, one multiplication of y(n-1) by a factor a0 and one
accumulation have to be performed, the maximum pipeline
depth is equal to 1. Such a short pipeline limits the maxi-
mum speed of the system due to the propagation delay in the
logic chain of multiplier and adder. For a non-recursive dig-
ital filter (FIR), parallel processing can be easily realized by
replicating the filter many times depending on the through-
put requirements. In case of recursive filters (IIR), the sim-
ple hardware replication cannot be used because the filter re-
sponse of one unit depends on the response output of the pre-
ceding ones. This means that particular techniques need to be
considered.
Very effective approaches for pipelining of recur-
sive filters are the clustered and the scattered look-ahead
techniques.12 The basic idea of clustered look-ahead pipeline
is to add poles and zeros of compensation to the filter transfer
function such that the coefficients of z−1. . . z−(M-1) in the de-
nominator of the transfer function are equal to zero. As con-
sequence, the output sample y(n) can be expressed in terms
of the cluster of N past outputs y(n-M), y(n-M-1), . . . , y(n-M-
N+1). The critical loop of this implementation, which con-
tains M delay elements and a single multiplication, can be
pipelined by M stages and the sample rate is increased by the
factor M. Since no control is forced over the added poles, the
stability of the pipelined filter is not guaranteed. Instead in the
approach scattered look-ahead, the denominator of the trans-
fer function is transformed to contain the N terms z−M, z−2M,
. . . , z−NM, and the state y(n) is computed in terms on N past
scattered states y(n-M), y(n-2M), . . . , y(n-NM). In this case,
for each pole in the original filter, (M-1) poles and zeros of
compensation are introduced with the same angular spacing
at a distance from the origin of the z-plane equal to that of
the original pole. In this way, since the distance of the addi-
tional poles from the origin is the same of the original filter,
the pipelined filter is stable if the original filter is stable. The
block diagram of the second order cell
H (z) = 1 − b1z
−1
1 − a1z−1 − a2z−2 (15)
that has been implemented as scattered look-ahead pipelined
filter
H (z) =
(
1 − b1z−1
) · [1 + a1z−1 + (a21 + a2) z−2 − a1a2z−3 + a22z−4]
1 − (a31 + 3a1a2) z−3 − a32z−6 (16)
is shown in Fig. 11.
While the FIR section of the filter operates with 24-bit
coefficients and a 32-bit adder, the IIR stage requires both 48-
bit multiplier and adder. In fact, the feedback loop causes the
accumulation of the error and the filter becomes instable if the
poles move in proximity to the unit circle. With 24-bit coeffi-
cients and accumulation register, the filter is able to emulate
time constants between 200 ms and 20 ns with a throughput of
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FIG. 11. Block diagram of the implemented IIR filter that is pipelined by means of the scattered look-ahead technique. Parameters Ai, Bi are combinations of
the coefficients ai, bi according to Eq. (16) structure. The coefficients of the backward branches (denominator of Eq. (16)) are: A0 = a13 + 3a1a2, A1 = a23.
The coefficients of the forward branches (numerator of Eq. (16)) are: B0 = 1, B1 = a1 − b1, B2 = a12 − a1b1 + a2, B3 = −a1 a2 − a12b1 − b1a2, B4 = a22
+ a1a2 b1, and B5 = − a22b1.
312 Msample/s. The complete transfer function of the shaper
is obtained from the cascade of two second-order transfer
functions and a first-order one. The user is therefore able to
set 5 poles and 3 zeros with time constants within the above
specified range.
VI. NONLINEARITY EMULATION
As Fig. 1 shows, the output of the emulator can be an
analog or a digital signal. In this latter case, the nonlinear-
ity of the analog-to-digital converter (ADC) and of ancillary
electronics can be introduced. This allows, for instance, eval-
uating the impact of nonlinearity of different electronic front-
end configurations and ADCs from simulations or from the
characteristics on the data-sheets.
The dynamic characteristics of the electronic front-end
circuit can be emulated by properly configuring the shaper
transfer function.
The emulation of the DC transfer function is obtained
using a very large (216 words) look-up table (LUT) that is
addressed with the ideal code generated by the emulator. The
LUT generates a value that is modified according to the stated
nonlinear behavior.
VII. CONCLUSIONS
A fully programmable system for the generation of
signals that emulate the output of detection setups was
presented.
The instrument is a synthesizer of true random pulses
compliant to user-defined statistics. In this respect, an algo-
rithm for getting statistic properties from a histogram has been
implemented, by which amplitude modulation and temporal
distribution of pulses are obtained.
The system is able to emulate the pile-up effect and the
drift of the baseline value in time following a programmable
generic profile. Sources of stationary white and 1/f noise, and
generic disturbances can be emulated. Arbitrary conditioning
of the signal at the output of the detector by a preamplifier and
also by a shaper can be taken into account.
In alternative to the proposed instrument, the same tasks
could be accomplished by the combined use of a traditional
waveform generator and a computer. But, in this case, the
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shapes are generated on the computer and transferred to the
generator, performing off-line all what the proposed instru-
ment realizes in real-time, without overload of the host com-
puter and with very higher performance.
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